

This source describes Open Hardware and is licensed under the CERN-OHL-S v2.

You may redistribute and modify this source and make products using it under the terms of the CERN-OHL-S v2 (<https://ohwr.org/cernohlsv2.txt>). This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.

Please see the CERN-OHL-S v2 for applicable conditions.

Source location: <https://github.com/ploopyco/>

As per CERN-OHL-S v2 section 4, should You produce hardware based on this source, You must where practicable maintain the Source Location visible on the external case of the products you make using this source.

There's not really a good recommendation for what to do with the ADC inputs if you're not going to use them. The safest bet is probably to have a low-impedance source driving them to VCOM, but this costs money and is therefore stupid if there's a more efficient solution available.

The abs. max range for these inputs is -0.3V to VCCish, so we could ground them without damaging the device. The ADC "should" read as the minimum possible value in this case, but since we never use it, that should be a moot point. And the signal won't wiggle, so that's probably good, too.


The ADC on the PCM3060 is not used in this application, so it is silly to connect the ADC digital interface pins. However, the disposition of the pins must still be considered. To wit:

DOUT: this pin is driven by the PCM3060, so we leave it floating.

LRCK1/BCK1: Both pins have an internal 50k pulldown, so we can safely leave these floating. However, we have a 1k resistor available because of the I2C pins, so we use that to ground them both.

SCK1: This is a floating (presumably hi-z) input, so we ground it to make sure we're not randomly clocking the ADC interface.


Because we're not using the analog input functionality of the PCM3060, the VCOM pin is not used to bias any external circuitry. The bypass caps mounted here are to stabilize the value of this voltage, since it is used internally to the IC.





The ZERO flags are outputs that indicate to external things like mute circuits that there is nothing coming out on the DAC (lots of consecutive zeroes). This functionality doesn't really serve any purpose in this application, so we leave these pins floating since they're driven.

Connecting the MODE pin to DGND sets the PCM3060 to I2C mode. Connecting MODE to VDD would set it to SPI mode.

In I2C mode, the ADR pin sets the LSB of the peripheral I2C address. In this case we ground it, so the peripheral address is b100 0110.




# Pick and Place Fiducials



# Spark Gaps -- Case

Since the case has gaps in it, we expect ESD to worm its way in via creepage and perhaps other ways. To protect the board from this eventuality, we place spark gaps along the edges.



The SCKI nets have to be connected to one of the GPOUT<n> pins on the RP2040. These are GPIO21,23,24,25.

Only one of the two outputs has to actually send a clock over to the PCM3060, which can operate from one clock pin.

I2C pins are connected to every GPIO pin! SCL is connected to odd GPIO pin numbers and SDA is connected to even ones. Make sure you connect both pins to the SAME I2C port though (there are 2)!

PIO pins are mappable to all GPIO pins, so it doesn't matter where the I2S lines are hooked up.

Pins adjacent to I2S lines are grounded for signal integrity, since these signals go quite quickly. Unused pins are also grounded and should be set to output LOW to improve grounding.

This header can be pinched with tweezers or otherwise shorted during startup to force the RP2040 into USB bootloader mode. To do this, short the header while the board is unpowered, and then plug a USB cable in. If successful, the computer the RP2040 is attached to should detect a USB mass storage device that you can then drag and drop a new firmware file onto. Very cool!

This circuit translates the negative output voltage of the -9V inverting charge pump into a positive voltage that the MCU can read. Since the MCU outputs the PWM signal that controls the converter, reading this voltage allows for (in principle) closed loop control over the voltage. If necessary, and a safety cut-off in case of overvoltage.

This flash chip holds all of the program memory. The chosen component is a 16MB chip, but smaller ones from the same series could be substituted in to reduce cost (there's about a CAD\$1 difference to be had).


The nCS pin is tied high to ensure that the MCU normally boots off whatever is in flash. If you'd rather boot from USB, ground the nCS pin via the provided header and then reset the MCU using the RUN pin.


The digital core voltage is 1.1V, and it is generated by an on-chip linear regulator that outputs at VREG\_VOUT.

The regulator requires a 1uF cap for stability at VREG\_VIN and VREG\_VOUT, and 0.1uF caps are added for each digital VDD pin for stability.

The RUN pin is the RP2040's external reset pin. Pull it low to reset the part, using the provided header.

This header provides access to the SWD pins. Just in case we need to do some hardcore debugging and/or have to rescue the chip.






Independently, 2x 10uF caps for input bypass may not be enough. But this circuit is laid out beside the boost converter, which has some additional input capacitance, so they can share.

This circuit was prototyped using 20uF of coupling capacitance (2x 10uF) and 60uF of bypass capacitance (6x 10uF). So, we leave these values as-is, since they seem to work well.

Finding small 16V rated electrolytics is kind of tricky. There is ONE part that packs 220uF into a tiny 6.3mm dia. x 6mm tall package, and it's listed below.

If you can't find this part, you can opt to use two 150uF or 100uF caps in this package size instead, since they're common. The R1.006 board was tested using 1x 220uF cap, so this arrangement should work fine.

EEV107M016S9GAA is a good choice.



In the test version of this circuit, a square wave from the RP2040 with a 700ns period (400ns on, 300ns off) generated a set of output voltages that worked across the required regulation range. Go with that unless a reason not to presents itself.

A massive output capacitance on the negative rail minimizes voltage ripple in the absence of active regulation. Since we care less about the actual DC voltage and more about ripple, this works out nicely.


Lots of 10uF placement slots are provided here, in the hopes that it might be possible to run this design without adding a massive electrolytic cap.

This circuit is pretty freaking weird. It's kind of an unregulated boost converter grafted onto a charge pump.

The FET/inductor combo produce a square-ish voltage that's some factor larger than  $V_{USB}$  when the FET is pulsed. The exact voltage is dependent on the timing of the FET activity, but is generally  $2.5 \times V_{USB}$ . This waveform gets fed into an inverting charge pump, which turns it into a negative voltage that's somewhat less than the peak boost voltage.

Closed loop controllers for this topology are pretty hard to find, particularly right now (as of this writing, pretty much everything is hard to find reliably). So, we rely on two things: the op amps this circuit powers can run between -8V and -18V (a very large range) and they have a minimum PSRR of about -55dB. That means we can run this circuit pretty much unregulated as long as it produces between -18V and -8V between -35mA (the minimum quiescent current of the analog stages of the circuit) and -700mA (the maximum expected current draw at ear-splittingly loud volumes).

The good news is that it does. The even better news is that we could measure the output voltage on the RP2040 and either achieve closed-loop regulation or at the very least a safety shutdown if a negative overvoltage is detected. :D Details on how this works can be found in the source code running on the RP2040.








This sheet contains two op amps that provide signal gain/amplitude/differential and DC offset matching between the PCM3060 DAC and the power stage. The PCM3060 outputs a differential signal with a DC offset equal to 1/2 of its' analog supply voltage. This differential, offset signal must be converted to a single-ended signal with 0 offset to work with the power stage, which is what this circuit does.


Note the DC offset of 2.3V on the differential input voltage (from the DAC). However, at +/- 9V supply voltage, the 2.3V DC offset is in no danger of upsetting the apple cart (the allowable max Vcm is V+ - 2V, or 7V), so there's no worries to be had.

The original design comes from the PCM3060 datasheet (page 40, Fig. 34(b)), and appears to be a differential MFA topology. Analysis is complicated, so simulations were done to optimize the frequency response. Interestingly, this topology is quite sensitive to changes in component values, so passive tolerances should be minimized where practical. 5% caps have been specified for this purpose.









<sup>A</sup> The actual output voltage setpoint is 4.6095V. This LDO exists to give a very clean power rail to the PCM3060. Since we get our power from USB (minimum output 4.75V) and expect 50mV of dropout at the desired load current, we aim for a voltage a little lower than that. Additionally, the PCM3060 is only characterized for operation down to 4.5V, so we pick a voltage that satisfies these criteria.

For more details on the feedback network and choice of voltage, see AP7330-OutputCalculator.xlsx in the ploopy/headphone repo.